

METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE

BACKGROUND OF THE INVENTION

5

1. Field of the Invention

The present invention relates generally to a method of manufacturing a semiconductor device, and more particularly, to a method of manufacturing a semiconductor device with an improved contact plug suitable for highly integrated semiconductor devices.

2. Description of the Related Art

As is well known, it is essential to reduce contact resistance in a semiconductor IC circuit line width to below $0.16\mu\text{m}$.

According to recent methods of forming a silicon contact plugs, a contact hole is formed and then, polycrystalline silicon is deposited therein. A planation process is performed by using chemical mechanical polishing (CMP).

Generally, it is desirable to apply silicon

epitaxial growth (SEG) during the manufacturing process of semiconductor devices since it is possible to reduce cell size, simplify the manufacturing process and improve electrical properties by SEG.

5

Therefore, a plug using SEG can solve the problems of gap-fill and increases of contact resistance, due to reduced cell size.

10

It is also possible to simplify the manufacturing process since CMP and silicon recess etch are not required to be performed for plug isolation.

15

However, there are several problems in applying SEG

during plug formation.

First, there is the problem of selectivity of the pattern material, that is, a material forming a window to grow the SEG.

20

The surface of the nitride layer is exposed when a self-aligned contact (SAC) etch is applied to the cell activation regions. The SEG has a different facet generation due to selectivity and thermal stress, and according to the pattern material.

Generally, in a low pressure chemical vapor deposition (LPCVD) process, nitride materials have difficulty in achieving selectivity at temperatures below 850°C, compared with oxide materials.

5

Therefore, the growth speed is lowered in order to have selectivity, thereby increasing thermal growth on the surface of the device.

10

The conventional method for manufacturing a semiconductor device will be described in more detail with reference to the accompanying drawings.

15

Figs. 1 to 4 are cross sectional views for showing a conventional method of manufacturing a semiconductor device.

Referring to Fig. 1, a gate electrode 3 is formed on a silicon substrate 1 and then, a sidewall spacer 5 is formed on the side of the gate electrode 3.

20

Although it is not shown in the drawings, impurity junction regions are formed by implanting impurities in the silicon substrate 1 on the lower parts of both sides of the sidewall spacer 5.

25

Subsequently, an interlayer insulating layer 7 is deposited on the silicon substrate 1 including over the gate electrode 3 and the sidewall spacer 5.

5 Referring to Fig. 2, the interlayer insulating layer 7 is subjected to a mask formation process using lithography and patterning processes to form a plug contact hole 9 exposing the impurity junction regions (not shown).

10 Referring to Fig. 3, an amorphous silicon layer 11 is deposited to fill the plug contact hole 9 on the upper part of the interlayer insulating layer 7 including the plug contact hole 9.

15 Then, a CMP or silicon recess etch process is performed on the amorphous silicon layer 11, thereby forming a contact plug 11a in the plug contact hole 9, to electrically contact the impurity junction regions (not shown).

20

However, the conventional method has several problems in forming the contact hole and the contact plug having a high aspect ratio, and especially when the circuit line width is below $0.16\mu\text{m}$.

25

First, according to the conventional method, in order to form a plug with silicon, CMP or a silicon recess etch is required to be performed on the oxide layer, followed by contact hole formation, amorphous silicon deposition and 5 plug isolation. Therefore, a problem arises in higher production costs.

It is also difficult to prevent generation of natural oxide layers on the interface of the cell and plug 10 since in-situ cleaning is not performed in a tube type LPCVD. Therefore, contact resistance of the polycrystalline silicon plug is increased by three times more than that of selective epitaxial growth (SEG).

15 Also, there is a problem of gap-fill in silicon deposition due to reduced contact hole size and increased aspect ratio.

Moreover, compared with a SEG (epitaxial layer), 20 diffusion of phosphorus is increased in the high doped amorphous or polycrystalline silicon, thereby deteriorating the device properties.

Although it is not shown in the drawings, another 25 alternative embodiment of the conventional method will be

described in the following description.

According to the alternative embodiment, an interlayer insulating layer (not shown) is first deposited 5 using a nitride material on a silicon substrate (not shown) having a gate electrode and impurity junction regions.

Then, a contact hole (not shown) is formed to expose the impurity junction regions (not shown) by 10 selectively patterning the interlayer insulating layer (not shown).

Subsequently, a SEG plug is formed in the contact hole (not shown), maintaining selectivity with the interlayer 15 insulating layer (not shown) pattern of nitride material.

This alternative embodiment has the advantages of reducing contact resistance and simplifying the plug formation process by using selective epitaxial growth.

20

However, when a LPCVD method is applied to the conventional method, HCl is increased in order to maintain selectivity on the surface of the nitride layer, thereby lowering the growth speed of SEG.

25

The nitride material has a thermal coefficient of expansion (TCE) higher than that of silicon, thereby generating defects of SEG due to the difference in thermal expansion.

5

It is difficult to have a processing margin on the surface of the nitride layer during a process of applying a UVH-CVD method.

10

Moreover, in the nitride layer pattern, regions having selectivity are decreased by ten times compared to in the oxide layer, at temperatures below 900°C.

15

When a SEG is formed, the nitride pattern generates defects at a higher temperature than that of the oxide layer.

20

It is also difficult to maintain selectivity of the nitride layer in-situ. Even if the selectivity is maintained, it is impossible to prevent a decrease in growth speed.

As a result, the thermal budget of SEG is increased and the device properties are deteriorated.

Moreover, overgrowth of SEG may be generated according to the density and shape of the cell pattern,

thereby generating problems during CMP on the interlayer insulating layer.

SUMMARY OF THE INVENTION

5

The present invention solves the above mentioned problems. One object of the present invention is to provide a method of manufacturing a semiconductor device with an improved contact plug suitable for highly integrated
10 semiconductor devices.

Another object of the present invention is to provide a method of manufacturing a semiconductor device capable of simplifying the manufacture processes by applying
15 SEG during plug formation.

Yet another object of the present invention is to provide a method of manufacturing a semiconductor device capable of reducing the contact resistance of the plug in
20 forming the contact plug.

Still another object of the present invention is to provide a method of manufacturing a semiconductor device capable of reducing production costs by minimizing the amount
25 of silicon source for gap fill of the silicon plug.

And, still another object of the present invention is to provide a method of manufacturing a semiconductor device capable of minimizing the processing time of the plug by increasing the growth speed of the polycrystalline silicon 5 on the sidewall of the contact hole.

In order to accomplish the above objects, the present invention comprises the steps of: forming an insulating layer on a silicon substrate; forming a contact 10 hole on the insulating layer; forming a nitride layer on the side of the contact hole; and forming a selective conductive plug in the contact hole including the nitride layer.

Prior to forming the insulating layer, the present 15 invention further comprises the steps of: forming a gate structure on the silicon substrate; forming an insulating layer spacer on the gate structure; and forming an oxide layer on the insulating layer spacer on the gate structure.

20 The step of oxide layer formation comprises the steps of forming an oxide layer on the whole structure, including over the insulating layer spacer, and selectively removing the oxide layer by using a wet etch process so that only the insulating layer spacer on the gate structure 25 remains.

The selectively conductive plug comprises a selective single crystal silicon growth on the surface of silicon substrate and selective polycrystalline silicon on the nitride layer of side of the contact hole.

5

The present invention further comprises the step of performing a plasma treatment on the silicon substrate having the nitride layer.

10

The present invention still further comprises the step of performing a wet cleaning processes on the plasma-treated silicon substrate.

15

The above objects, and other features and advantages of the present invention will become more apparent after reading the following detailed description when taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE INVENTION

20

Figs. 1 to 4 are cross sectional views showing the steps of a conventional method of manufacturing a semiconductor device.

25

Figs. 5 to 7 are cross sectional views showing the steps of a method of manufacturing a semiconductor device according to an embodiment of the present invention.

5 Fig. 8 is a layout showing a BPSG layer filled between the cells according to the present invention.

10 Fig. 9 is an enlarged layout of "A" shown in Figure 8, showing a block of cells made according to the present invention.

15 Fig. 10 is a layout showing a sensitive film pattern PR after performing exposure and development processes by using a mask slightly larger than the cell block made according to the present invention.

20 Fig. 11 is a layout showing an interlayer insulating layer and a nitride layer on the outer part of cell block made according to the present invention.

25 Figs. 12 to 14 are cross sectional views showing the steps of a method of manufacturing a semiconductor device according to another embodiment of the present invention.

Figs. 15 to 17 are cross sectional views showing the steps of a method of manufacturing a semiconductor device according to a third embodiment of the present invention.

5 Figs. 18 and 19 are TEM photographs of formation process sections of a selective silicon plug according to another embodiment of the present invention.

10 Fig. 20 is a TEM photograph showing the time of nucleation generation on the oxide layer pattern in the selective single crystal silicon growth by using UHVCVD, according to another embodiment of the present invention.

15 Fig. 21 is a TEM photograph showing silicon growth and surface structure on the oxide layer pattern according to another embodiment of the present invention.

20 Figs. 22 and 23 are TEM photographs showing formation process sections of a selective silicon plug according to a third embodiment of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

Referring now to Fig. 5, first, a trench isolation layer 23 is formed to define a device active formation region 5 and a device isolation region on a silicon substrate 21.

Subsequently, a gate insulating layer (not shown) and a gate structure 25 are formed on the device formation region of the silicon substrate 21 and an insulating layer, 10 such as a nitride layer (not shown), is deposited on the silicon substrate 21, including over the gate structure. Then, the nitride layer is selectively removed by using an anisotropic etch process, the nitride layer remaining only on the upper part and side of the gate structure 25, thereby 15 forming an insulating layer spacer 27.

Impurity junction regions for source and drain (not shown) are formed by implanting impurities on the lower parts of the silicon substrate 21 adjacent both sides of the 20 insulating layer spacer 27 on.

Then, an insulating layer (not shown) is deposited on the resulting structure, including over the insulating layer spacer 27, and a contact hole (not shown) is formed to 25 expose the silicon substrate 21 on the lower part of the

insulating layer spacer 27 by selectively patterning the insulating layer. The contact hole (not shown) is formed in accordance with SAC.

5 Subsequently, the resulting structure is subjected to a dry cleaning process by plasma treatment. The plasma treatment comprises a post etch treatment and a dry cleaning process.

10 Processing gases, such as NF_3 and O_2 , are added to the plasma treatment in order to remove a damage layer, including carbon on the activation region of the silicon substrate. The plasma treatment is performed by supplying NF_3+O_2 processing gas, wherein the flow rate of NF_3 is between
15 10 and 100sccm, that of the O_2 is between 30 and 300sccm, that of the He is between 100 and 2000sccm, at a power of between 1 and 200Watts (W), a pressure of between 1mTorr and 10Torr, and a temperature of about 200°C. As a result of the plasma treatment, any damage of the silicon substrate is
20 lowered to below 50Å.

Referring to Fig. 6, a wet cleaning process is performed on the resulting structure after the plasma treatment. It is desirable to perform the wet cleaning process without delay after the plasma treatment in order to
25

prevent generation of natural oxide layers. The silicon surface is subjected to H passivation after the wet cleaning process is performed.

5 The wet cleaning process comprises two steps, wherein the first step is performed in order to remove organic impurities, under the conditions that H_2SO_4 and H_2O_2 solutions are maintained at the ratio of between 1:1 to 100:1 and the temperature is between 80 and 120°C, for about 1 to
10 20 minutes. The second step is performed in order to remove oxide layers on the surface of the silicon substrate with a HF solution diluted in distilled water at the ratio of between 100:1 and 500:1. Here, the etch target of the oxide layer is in the range of between 20 and 50 Å.

15 Referring to Fig. 7, a selective silicon plug 31 is grown in the contact hole (not shown), including over the exposed surface of the silicon substrate 21, on the side of the contact hole (not shown). The selective silicon plug 31
20 is grown by using LPCVD or ultra-high vacuum chemical vapor deposition (UHVCVD).

25 In order to grow a selective single crystal silicon SEG by the LPCVD, a DCS-H₂-HCl gas system or MS-H₂-HCl gas system is applied, similar to a Si-H-Cl system.

When the DCS-H₂-HCl gas system is applied, the temperature is between 750 and 850°C, the pressure is between 5 to 760 Torr, the flow rate of DCS is between 0.1 and 1slm, 5 the flowrate of HCl is between 0.1 and 1.0slm, and the flowrate of H₂ is between 30 and 150slm.

When the MS-H₂-HCl gas system is applied, the temperature is between 750and 850°C, the pressure is between 10 5 and 760 Torr, the flow rate of MS is between 0.1 and 1.0slm, the flowrate of HCl is between 0.5 and 5.0 slm, and the flowrate of H₂ is between 30 and 150slm.

In both cases, between 1 and 10% PH₃/H₂ is supplied 15 at a flowrate of between 0.1 and 1.5 slm for an in-situ doping process. The SEG growth target is about 60 to 100% of the width of the gate distance. For example, when a width of the gate distance is 1000Å, the SEG growth target is preferably between 600 and 1000Å.

20

Therefore, a single crystal silicon 31a is grown on the surface of the silicon substrate 21 and a polycrystalline silicon 31b is grown on the nitride layer spacer 27 of the side of the contact hole. The contact hole is desirably

filled by combining the single crystal silicon and the polycrystalline silicon.

When the selective silicon plug 31 is formed by
5 UHVCVD, incubation thickness is a maximum thickness of SEG
that silicon nucleation generates on the oxide layer pattern
in the SEG deposition process. The incubation thickness is
generally between 800 and 1200 Å.

10 The thickness of SEG is increased by adding Cl₂ gas,
however, the growth speed is consequently lowered.

Therefore, according to the UHVCVD, Cl₂ can be added
in order to increase the processing margin since a maximum
15 growth speed is realized by using the incubation thickness.

The selective silicon plug 31 is deposited by using
a Si₂H₆+Cl₂+H₂ system, wherein flow rates thereof are between
1 and 10sccm, 0 and 5sccm, and 0 and 20sccm, respectively.
20 The deposition process is performed in-situ by using H₂ gas,
including between 1 and 10% PH₃ at a temperature of between
600 and 800°C and at a pressure of between 1 and 50mTorr.

In order to improve selectivity on the PE-USG oxide
25 layer and increase the growth speed, GeH₄ may be added in the

deposition of the selective silicon plug 31. The GeH₄ is desirably supplied at a flow rate up to 10sccm and the growth thickness thereof is between 60 and 100% of the width of the contact hole (not shown).

5

Figs. 8 to 11 are preferred layouts showing the source/drain ion implantation processes after the selective silicon plug 31 is formed.

10

Fig. 8 is a layout showing the BPSG layer 50 filled between cells 40.

15

Fig. 9 is an enlarged layout of a block of the cell 40 containing an isolating layer 20 and a word line 60, and a BPSG layer 50.

20

Fig. 10 is a layout showing a sensitive film pattern PR after exposure and development are performed with a mask 70 slightly larger than the cell block. A spin wet etcher is then employed to remove the oxide layer around cells.

25

Although it is not shown in the drawings, the nitride layer is removed and source/drain ion implantation processes are performed to form the source/drain (not shown) on the silicon substrate.

Then, a high density plasma oxide (HDP) layer (not shown) is deposited and a planation process is performed on the oxide layer by using CMP.

5

Fig. 11 is a layout showing a nitride layer 80 and an interlayer insulating layer 90 remaining on the outer part thereof according to the present invention.

10

It is thus possible to obtain desirable conditions of gap-fill and growth target in the contact hole.

Other embodiments of the present invention will be described with reference to accompanying drawings.

15

Figs. 12 to 17 are cross sectional views showing the steps of a method of manufacturing a semiconductor device according to other embodiments of the present invention.

20

Figs. 18 and 19 are TEM photographs of formation process sections of a selective silicon plug according to another embodiment of the present invention.

25

Fig. 20 is a TEM photograph showing the time of nucleation generation on the oxide layer pattern in the

selective single crystal silicon growth by using UHVCVD, according to this other embodiment of the present invention.

Fig. 21 is a TEM photograph showing silicon
5 growth and surface structure on the oxide layer pattern according to this other embodiment of the present invention.

Figs. 22 and 23 are TEM photographs showing formation process sections of a selective silicon plug
10 according to another third embodiment of the present invention.

Referring to Fig. 12, first, a trench isolation layer 23 is formed to define a device active formation region
15 and a device isolation region on a silicon substrate 21.

Subsequently, a gate insulating layer (not shown) and a gate structure 25 are formed on the device formation region of the silicon substrate 21 and an insulating layer,
20 such as nitride layer (not shown), is deposited on the silicon substrate 21 including the gate structure 25. Then, the nitride layer is selectively removed by using an anisotropic etch process, thereby forming an insulating layer spacer 27 on the exposed surface of the gate structure 25.
25 The insulating layer spacer 27 is formed on the upper part

and the side of the gate structure 25.

Impurity junction regions (not shown) are formed by implanting impurities on the silicon substrate 21 on the 5 lower parts of both sides of the insulating layer spacer 27.

Then, an insulating layer 29 is deposited on the resulting structure, including over the insulating layer spacer 27, and a contact hole (not shown) is formed to expose 10 the silicon substrate 21 on the lower part of the insulating layer spacer 27 by selectively patterning the insulating layer by using SAC.

A PE-USG oxide layer 30 is deposited to a thickness 15 of between 300 to 1000 Å on the resulting structure, including the over insulating layer spacer 27. Here, step coverage is required to be maintained below 50%.

When the PE-USG oxide layer 30 is deposited, a 20 source gas, selected from one of a group comprising SiH₄, N₂O and He, is supplied at a pressure of between 0.1 and 50 Torr, a temperature of between 350 and 550°C, and the power at between 100 and 1000W.

25 Referring to Fig. 13, the PE-USG oxide layer 30 is

selectively removed by using a wet etch process so that 200 ~ 400Å on the upper part of the nitride layer spacer 27 remains on the gate structure 25, and thereby exposing the surface of the nitride layer spacer 27 on the side of the 5 contact hole (not shown) and exposing a part of the silicon substrate on the lower part of the contact hole.

The etch process of the PE-USG oxide layer 30 is performed at a temperature of between 50 and 100°C in distilled 10 water (DI) of 50 to 500 times dilution level by using a diluted HF solution. For example, when a PE-USG layer, having step coverage of 50%, is deposited to a thickness of 600Å, the wet etch target is between 300 to 400Å.

15 When the bottom of the contact hole is not opened after the wet etch process, a reactive ion etch process is additionally performed to between 50 and 150Å according to the profile of the PE-USG oxide layer 30.

20 Then, an in-situ cleaning process is performed prior to formation of the selective silicon plug. The in-situ cleaning process is performed to remove the oxide layer on the substrate interface by raising the temperature in the Hydrogen flow.

It is desirable to perform the cleaning process by using a Rapid Thermal Processing (RTP) method in consideration of the processing time and thermal budget. It is also possible to employ a Hydrogen bake method. The RTP 5 method is performed by instantaneously raising the temperature to 950°C (ramping rate being over 10°C/sec) and then, rapidly cooling to the temperature of the selective silicon growth, that is, to between 550 and 630°C.

10 The Hydrogen bake is performed by using an annealing process at a temperature of between 750 and 950°C in an atmosphere of Hydrogen for between 30 and 150 seconds.

15 Referring now to Fig. 14, a selective silicon plug 33 is grown in the contact hole (not shown), including over the exposed surface of the nitride layer spacer 27 and the silicon substrate 21 on the side of the contact hole (not shown). The selective silicon plug 33 is grown in accordance with LPCVD or UHVCVD.

20 In the LPCVD method, a DCS-H₂-HCl gas system or MS-H₂-HCl gas system is applied on the basis of a Si-H-Cl system.

25 When the DCS-H₂-HCl gas system is applied, the temperature is between 750 and 950°C, the pressure is between

5 and 150 Torr, the flowrate of DCS is between 0.1 and 1slm, the flowrate of HCl is between 0.1 and 1.0slm, and the flowrate of H₂ is between 30 and 150slm.

5 When the MS-H₂-HCl gas system is applied, the temperature is between 750 and 950°C, the pressure is between 5 and 150 Torr, the flow rate of MS is between 0.1 and 1slm, the flowrate of HCl is between 0.5 and 5.0 slm, and the flowrate of H₂ is between 30 and 150slm.

10 In both cases, between 1 and 10% PH₃/H₂ is supplied at a flowrate of between 0.1 and 1.5 slm for in-situ doping process. The SEG growth target is between 60 and 100% of the width of the gate distance. For example, when the width of 15 gate distance is 1000Å, the SEG growth target is between 600 and 1000Å.

Therefore, a single crystal silicon 33a is grown on the surface of the silicon substrate 21 and a polycrystalline silicon 33b is grown on the nitride layer spacer 27 of contact hole side. The contact hole is desirably filled by combining the single crystal silicon and polycrystalline silicon.

As shown in Figs. 18 and 19, the polycrystalline

silicon is grown on the nitride layer and selective single crystal silicon is grown on the exposed surface of the silicon substrate.

5 Fig. 20 is a TEM photograph showing the time of nucleation generation on the oxide layer pattern in the selective single crystal silicon growth in accordance with UHVCVD.

10 When the selective silicon plug 33 is formed by UHVCVD, incubation thickness is a maximum thickness of SEG that silicon nucleation generates on the oxide layer pattern in the SEG deposition process. The incubation thickness is generally between 800 and 1200Å.

15 The thickness of SEG may be increased by adding Cl₂ gas, however, the growth speed is consequently lowered.

Therefore, according to the UHVCVD, Cl₂ can be added
20 in order to increase the processing margin since a maximum growth speed is realized by using the incubation thickness.

The selective silicon plug 33 is deposited by using a Si₂H₆+Cl₂+H₂ system, wherein flow rates thereof are 1~10sccm,
25 0~5sccm, and 0~20sccm, respectively. The deposition process

is performed in-situ by using H₂ gas, including from 1 to 10% PH₃, at a temperature of between 600 and 800°C and a pressure of between 1 and 50mTorr.

5 In order to improve selectivity on the PE-USG oxide layer and increase the growth speed, GeH₄ may be added in the deposition of the selective silicon plug 33. The GeH₄ is desirably supplied at a flowrate up to 10sccm and the growth thickness thereof is between 60 and 100% of width of the
10 contact hole (not shown).

Referring to Fig. 21a, it is difficult to maintain selectivity on the oxide layer when interface cleaning is not completely performed and defects are also generated on the
15 growth position of selective single crystal silicon, that is, on the silicon window.

Fig. 22b is a TEM photograph showing the surface structure when interface cleaning is completely performed. As
20 shown in Fig. 22b, defects are not generated on the surface.

According to still another embodiment of the present invention, instead of the nitride layer spacer, an oxide layer spacer 47 is formed on the upper part and the side of
25 the gate structure 45, as shown in Fig. 15.

Then, an insulating layer 49 is deposited on the resulting structure. The insulating layer 49 is selectively removed by using SAC, thereby forming a contact hole (not shown) exposing the oxide layer spacer 47 and silicon substrate 41, and subsequently, a nitride layer 51 is deposited on the resulting structure.

Referring to Fig. 19, the nitride layer 51 is subjected to an anisotropic etch process to form a nitride layer pattern 51a on the oxide layer spacer 47 on the side of contact hole.

Referring to Fig. 17, a selective silicon plug 53 is formed in the contact hole including the nitride layer pattern 51a. The selective silicon plug 53 is deposited in the same method and conditions as that of other embodiments of the present invention.

Referring to Figs. 22 and 23, polycrystalline silicon 53b is grown on the nitride layer and a selective single crystal silicon 53a is grown on the exposed surface of silicon substrate.

As described above, according to the present invention, a selective polycrystalline silicon layer is grown

on the side of nitride layer spacer, SAC pattern, and selective single crystal silicon is grown on the surface of silicon substrate on the lower part of the contact hole, thereby improving the selectivity margin in the formation of 5 selective single crystal growth and increasing the growth speed of plug.

The PE-USG oxide layer is formed on the upper part of the nitride layer spacer, SAC pattern and a nitride layer spacer formed on the side of contact hole, thereby improving 10 the selectivity margin of the oxide layer and the nitride layer in the formation of SEG and increasing the growth speed of plug.

15 It is possible to simplify the manufacturing process by increasing the growth speed of silicon on the side of nitride layer spacer and permitting the possibility of SEG application.

20 Moreover, plug contact resistance is remarkably reduced by SEG, compared with a conventional plug using a tube polycrystalline silicon.

Therefore, the growth speed of silicon is increased 25 on the nitride layer, thereby reducing the growth target of

SSG and the processing time.

And, when defect sources due to plasma charge and bombardment are generated on the surface of the nitride layer, 5 selectivity is increased between the nitride layer and the oxide layer, thereby improving the processing margin.

Therefore, etch damage is completely removed by the plasma treatment and epitaxial layer is grown without a H 10 bake process.

The height of the mask nitride layer is lowered by the PE-USG oxide layer on the gate structure, thereby 15 improving the SAC process.

There is no problem of contact hole fill due to the reduced growth target of SEG. The possibility of a bridge is also decreased since there is not much possibility of overgrowth.

Facet generation is prevented by growing silicon 20 from the nitride layers of both sides.

Finally, it is not required to perform additional 25 isolation processes on the cell regions and the adjacent

regions since a silicon plug is not formed by a deposition process. Alternatively, the cell closing mask is employed to remove adjacent regions of the BPSG as a barrier to the cell plug and a wet cleaning process is performed by using a wet spin etcher.

Therefore, the source/drain may be formed before or after the plug is formed, since the thermal budget to the plug process is generated below 800°C.

10

When a UHVCVD method is applied to the present invention, the growth thickness of silicon is reduced to increase productivity. As a result, it is possible to optimize the low thermal budget process.

15

Moreover, the present invention has economic advantages of minimizing the silicon source for gap fill.

Although the preferred embodiment of this invention 20 has been disclosed for illustrative purpose, those skilled in the art will appreciate that various modifications, alterations, additions and substitutions are possible, without departing from the scope and spirit of the invention, as limited by the following claims.